
rst_n
clk
tr_we
tr_bit
sr_reg[63:0]
CLR
C
CE
D
Q
n/c
RTL_REG_ASYNC
sig_valid_i
A[63:0]
O
RTL_ROM
sig_valid_i__0
S=1'b1
I0
S=default
I1
O
S
RTL_MUX
sig_valid_reg
CLR
C
D
Q
RTL_REG_ASYNC
sig_valid
sig_value_reg[63:0]
CLR
C
CE
D
Q
RTL_REG_ASYNC
sig_value[63:0]
sig_value_i
A[63:0]
O
RTL_ROM
sig_value_i__0
S=1'b1
I0
S=default
I1
O
S
RTL_MUX